Abstract -Ultra deep submicron (UDSM) technology and systemon-chip (SoC) have resulted in a considerable portion of power dissipated on buses, in which the major sources of the power dissipation are (1) the transition activities on the signal lines and (2) the coupling capacitances of the lines. However, there has been no easy way of optimizing (1) and (2) simultaneously at an early stage of the synthesis process. In this paper, we propose a new (onchip) bus synthesis algorithm to minimize the total sum of (1) and (2) in the microarchitecture synthesis. Specifically, unlike the previous approaches in which (1) and (2) are minimized sequentially without any interaction between them, or only one of them is minimized, we, given a scheduled dataflow graph to be synthesized, minimize (1) and (2) simultaneously by formulating and solving the two important issues in an integrated fashion: binding data transfers to buses and determining a (physical) order of signal lines in each bus, both of which are the most critical factors that affect the results of (1) and (2). Experimental results on a number of benchmark problems show that the proposed integrated low-power bus synthesis algorithm reduces power consumption by 24.8%, 40.3% and 18.1% on average over those in [12] (for minimizing (1) only), [1] (for (2) only) and [12, 1] (for (1) and then (2)), respectively.
Introduction
With the advent of portable and high-density micro-electronic devices such as laptop personal computers and wire communication equipment, power dissipation of very large scale integrated (VLSI) circuits has become a critical concern. Further, ultra deep submicron (UDSM) VLSI and system-on-chip (SoC) have resulted in a considerable portion of power dissipated on buses, causing an increased attention on savings for power at the architectural-level synthesis.
The two major sources of power dissipation in buses are transition activities on buses and coupling capacitances of the signal lines of each bus. The dynamic power consumption on a signal line in a CMOS circuit is proportional to the frequency of transitions on the line itself, which we refer to as self transition power. On the other hand, as the scale of process technology shrinks, the lateral component of the capacitance dominates the total capacitance of the lines. For example, the lateral component of capacitance in metal 3 layer in a 0.35 µm CMOS process reaches 5 times the sum of fringing and vertical components when the substrate serves as a bottom plane [1] . Consequently, coupling becomes an important issue when we consider signal integrity and power dissipated by coupling (i.e., lateral) capacitance, which we refer to as coupled transition power. In this paper, we study the (on-chip) bus synthesis problem of minimizing the self and coupled transition powers in the microarchitecture synthesis.
There are many researches which have addressed the problem of minimizing power consumptions on buses. [2] tried to reduce power dissipation in memory intensive applications by minimizing transitions on the (off-chip) memory address buses. They reduced the activity on the memory address buses by analyzing the access patterns of behavioral arrays in the specification and organizing the arrays in memory. Various bus encoding schemes (e.g., [3, 4, 5, 6, 7, 8] ) have been proposed to decrease the number of transitions at input/output (I/O) bus transitions. [9] proposed an encoding scheme to minimize coupling switchings, in which a slim encoder and decoder architecture is proposed to minimize the hardware overhead. [10, 11] have proposed scheduling and binding algorithms for minimizing (on-chip) data bus transitions. The algorithm is based on a simulated annealing process. [12, 13] proposed a technique for reducing power consumption during the bindings of hardware components (registers, buses, functional units). The problem is formulated as a max-cost multi-commodity flow problem and solve it optimally. Since the multi-commodity flow problem is NP-hard, they restricted the domain of pipelined designs with a short latency. [14] proposed a bus binding heuristic for minimizing transition activities by integrating the scheduling effects. [15] enhanced the method in [14] by proposing an (polynomial-time) optimal algorithm for every schedule instance of an input data flow graph (DFG). [1] proposed a method to determine a relative placement order of bus lines to reduce effective lateral component of capacitance.
All the forementioned approaches [1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 15] are designed to minimize either (1) the transition activities on the signal lines to reduce the self transition power or (2) the coupling capacitances of the lines to reduce coupled transition power, but not both, causing locally optimized low-power bus designs. On the contrary, in this paper we propose a new bus synthesis algorithm which considers the minimization of (1) and (2) together to generate globally optimized bus designs. Specifically, given a scheduled dataflow graph to be synthesized, we minimize (1) and (2) simultaneously by formulating and solving the two important issues in an integrated fashion: binding data transfers to buses and determining a (physical) order of signal lines in each bus, both of which are the most critical factors that affect the results of (1) and (2).
Preliminaries 2.1 Interconnect Power Model
The dynamic power consumed by interconnects and drivers for the period of execution of T clock steps is given by
where C s are C l are self capacitances, C c is coupling capacitance (See Figure 1. ), and V dd is the supply voltage [9] . X T and Y T are the numbers of effective transitions during T clock steps for C s (and C l ) and C c , respectively. X T and Y T are formulated in the following ways.
The self transition activity for the self capacitances C s and C l is proportional to the number of rising switching activities of interconnects. Let p r¥ s 
, which is the total sum of the self transition activities over all lines of bus i. Let B be the set of buses.
Then, the total amount of self transition activities, X T , for T clock steps on the buses in B is computed by On the other hand, the amount of coupled transition activities, Y T , is computed based on the switching relation between physically adjacent wires. There are four types of possible transitions, as depicted in Figure 2 , when we consider the dynamic charge distribution over coupling capacitance C c at the presence of two parallel wires placed with minimum spacing. In type 1, no signal transitions occur on both lines. Consequently, no dynamic charge distribution over C c takes place. Type 2 refers to the case when exactly one of the two signals makes a transition to cause C c being charged up to αC c V dd where α is a constant factor. In type 3, both signals make transitions (high-to-low or low-to-high) to the same states, resulting in C c not being charged. (We assume that there is no misallignment of the two transitions.) Finally, in type 4 one signal transits from low state to high while the other signal transits from high to low, charging up to βC c V dd where β is a constant factor. The effective capacitance by type 4 is larger than that by type 2, and the value of β is usually two times of the value of α. (We use β=2 and α=1 in our estimation of the (scaled) coupled transition activity.)
Let p pq¥ rs
denote the probability that the signal on line j 1 of bus i is in state p at clock step t 1 and in r at t while the signal on line j 2 of bus i is in state q at clock step t Then, the total amount of coupled transition activities, Y T , for T clock steps on the buses 1 in B is computed by
Problem Definition and Examples
Suppose we have a scheduled DFG as input, from which we can determine the data values to be transferred at each clock step. We assume that the number of buses available to use is given. We de-
for a line, which we refer to as the capacitance ratio. The capacitance ratio increases as the aspect ratio of the interconnect increases. Then, the synthesis problem is, given a scheduled DFG with an execution profile for T clock steps and a value of capacitance ratio γ, (i) to assign the data transfers to the buses and (ii) to determine the physical order of the bit-lines in each bus so as to minimize the total self and coupled transition power, P dyn in Eq. (1), which is then equivalent to minimize the weighted sum of self and coupled transition activities Z T : Figure 3 (a)), which accounts for the amount of self transition activities X T , is 5, while the number of the adjacent pairs of bit-transitions, which accounts for the amount of coupled transition activities Y T , is 7. Consequently, when we set capacitance ratio γ to 3, the total amount of transition activities Z T becomes 5+3 The input to our algorithm is a set of scheduled data transfers to be bound to buses. For example, Figure 4 (a) shows a segment of scheduled DFG with T clock steps, using two ALUs and four buses. The corresponding input data transfers scheduled at each clock step is summarized in Figure 4 (b). The data transfers scheduled at different clock steps can share the buses. Table 1 shows the values of the data transfers generated (i.e., execution profile) when the DFG is simulated, starting with a set of random input data values, for I (=4) number of iterations. The highlighted entries indicate the data values to be transferred to the corresponding clock step of the iteration. Then, our optimization problem is, given an execution profile for the data values of the scheduled data transfers, to bind the data transfers to buses and (physically) order the bit-lines of buses so that the quantity of Z T in Eq. (4) is minimized. Figure 4 (a).
In our algorithm, bus binding and bit-line ordering are performed incrementally, one clock step (of the DFG) at a time, from the first clock step to the last. Suppose we have already performed bus binding and ordering up through clock step t 
Z t ¡

B¦ x
¤ , up to clock step t in which data transfer x is to be bound bus B at t is computed by
The transition activity costs Z t ¡ ¢ ¤ 's (in Eq. (5)) can be summarized in a cost table. Figure 5(b) shows an example of cost table for clock step 3 in the first iteration of the DFG in Figure 5 (a) using the data values in Table 1 . Thus, the optimization problem is to bind data transfers to buses (together with reordering of bit-lines of buses implied by the cost computation) so that the sum of the corresponding transition activity costs Z t ¡ ¢ ¤ 's is minimum. Since each data transfer is bound to one bus and two data transfers cannot be bound to the same bus, the problem of minimizing the total cost can be modeled as bipartite weighted matching problem (BWMP). Consequently, the Hungarian method [16] which finds an optimal solution in O The overall flow of our algorithm is summarized in Figure 6 . Set Q after t 1 iterations of the while-loop contains the bindings of the data transfers to clock step t to buses. Also, by product we obtain, from Q , the most 'promising' ordering of the bit-lines of buses for low-power when the data values generated up to t clock steps are taken into account. (The details will be discussed in section 3.2.) If we have simulated the input DFG for an I number of iterations, the for-loop of the algorithm is executed I times, one for using the data values at clock step t of each iteration of the DFG simulation. Consequently, the time complexity of the algorithm is bounded by O (5)) for a pair of bus and data transfer, and are polynomial-time bounded (section 3.2). We now provide the details on the cost computations.
Cost Computations
Suppose we have binding result Q from clock step 1 to t-1. Specifically, we have known (info-1) a sequence of data values transferred from clock step 1 to t-1 by each bus (used for computing X t¨1 ) and (info-2) the amount of coupled transitions for every pair of bit-lines in each bus from clock step 1 to t-1 (used for computing Y t¨1 ). Now, given info-1 and info-2 up to t 
Let D x t be the value of data transfer x at clock step t and 
Consequently, the total amount of self transition activities in B up to t in which x is bound to B at t is computed by
is the amount of self transition activities in B up to t 1, and has already been known according to info-1.
If the binding of x to B is contained in the BWMP solution (in section 3.1) at clock step t, we update info-1 by setting X t 
Coupled transition activity Y t
Then, the amount of coupled transition activities, Y t
, between bit-lines j 1 and j 2 up through clock step t in which x is bound B at t is computed by 
is assigned to the edge connecting two nodes u and v corresponding to bit-line j 1 and j 2 of B. Since we want to find an order of bit-lines so that the sum of associated coupled transition activity costs Y t (7)) is minimum, the problem is to find a minimum weighted path cover (MWPC) in
Since the MWPC problem is NP-complete (reducible from Hamiltonian path problem), we use a heuristic algorithm, called C-Order, similar to Kruskal's maximum spanning tree algorithm [17] . The algorithm is greedy in that at each step, the edge with the smallest weight is selected that does not cause a cycle and does not increase the degree of a node to more than two. Let PH Figure 8 shows an example of finding a min-cost path cover using C-Order. Then, we estimate the quantity of Y t 
Experimental Results
The proposed coupling-aware binding algorithm CBUS-lp was implemented in C++ and is executed on a Intel Pentium IV computer.
We tested a set of high-level synthesis benchmark designs [18] in the experiments. The experiments were performed to check how much the dynamic power consumption (in terms of the amount of self and coupled transition activities in Eq. (4)) is reduced using CBUS-lp compared to the existing approaches. Table 2 shows comparisons of the amounts of self and coupled transition activities, measured in terms of the quantity of Z T in Eq. (4) , for the designs produced by the random-binding, the designs produced by the network-flow based optimal-binding in [12] that minimizes the power dissipated by the self transitions only, the designs produced by the bit-line ordering heuristic in [1] that minimizes the power dissipated by the coupled transitions only, the designs produced by the application of optimal-binding followed by bit-line ordering ([12] + [1] ), and the designs generated by CBUSlp.
We tested each design three times, setting the value of capacitance ration γ (in Eq.(4) ) to 1, 3, and 5. Note that the value of γ indicates the relative importance of the coupled transitions over the self transitions. Consequently, when the minimization of coupled transitions is less emphasized than the minimization of self transitions, i.e., γ=1, the improvements by CBUS-lp over [12] + [1] are not significant, (even 3.4% worse in EWF). However, as the value of γ increases, the effectiveness of CBUS-lp is clear as indicated in the table since it takes into account the minimization of self and coupled transitions simultaneously. In summary, the comparisons of the results reveal that CBUS-lp 4 is quite effective to produce high-quality bus binding solutions for low-power, reducing both the self and coupled transition activities by 44.0%, 24.8%, 40.3% and reduction(%) over γ random [12] 18.1% on average compared to those by random-binding, [12] , [1] and [12] + [1] , respectively. Figure 9 graphically shows the (normalized) comparisons of the total amount of self and coupled transition activities on buses, averaged over γ = 1, 2, 3, 4, 5, and 6, optimized by existing algorithms and CBUS-lp. The comparisons strongly suggest that the proposed approach, which simultaneously minimizes the self and coupled transitions in the early stage of the synthesis process, can save the power consumption on interconnects considerably, which otherwise, could be hard or too late to achieve in a later synthesis process (e.g., logic/circuit-level) or layout phase. 
Conclusions
In this paper, we proposed a new interconnect optimization algorithm for low power, which considers the minimization of (1) the transition activities on the signal lines and (2) the coupling capacitances of the lines simultaneously in the microarchitecture synthesis to overcome the limitation of the previous works in which (1) and (2) are minimized sequentially without any interaction between them, or only one of them is minimized, resulting in locally optimized interconnect designs. Specifically, for given a scheduled dataflow graph to be synthesized, we minimized (1) and (2) simultaneously by formulating and solving the two important issues in an integrated fashion: binding data transfers to buses and (physical) ordering signal lines in each bus, both of which are the most critical factors that affect the results of (1) and (2) . From a set of experimental results on a number of benchmark problems we confirmed that the proposed interconnect synthesis algorithm is quite useful in designing reliable and low-power interconnects in UDSM technology, reducing the power consumption by 24.8%, 40.3% and 18.1%, on the average, over those by [12] (for minimizing (1) only), [1] (for (2) only) and [12, 1] (for (1) and then (2)), respectively.
